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Assessment of High-Frequency Performance
Potential of Carbon Nanotube Transistors
Jing Guo, Sayed Hasan, Ali Javey, Gijs Bosman, Senior Member, IEEE, and Mark Lundstrom, Fellow, IEEE
Abstract—Self-consistent quantum simulations are used to
explore the high-frequency performance potential of carbon
nantube field-effect transistors (CNTFETs). The cutoff frequency
expected for a recently reported CNT Schottky-barrier FET is
well below the performance limit, due to the large parasitic capac-
itance between electrodes. We show that using an array of parallel
nanotubes as the transistor channel reduces parasitic capacitance
per tube. Increasing tube density gives a large improvement of
high-frequency performance when tubes are widely spaced and
parasitic capacitance dominates but only a small improvement
when the tube spacing is small and intrinsic gate capacitance
dominates. Alternatively, using quasi-one-dimensional nanowires
as source and drain contacts should significantly reduce parasitic
capacitance and improve high-frequency performance. Ballistic
CNTFETs should outperform ballistic Si MOSFETs in terms
of the high-frequency performance limit because of their larger
band-structure-limited velocity.
Index Terms—Carbon nanotubes (CNTs), field-effect transistors
(FETs), radio frequency (RF).
I. INTRODUCTION
CARBON NANOTUBEs (CNTs) are being extensivelyexplored for electronic device applications due to their
excellent electrical properties. Since the first demonstration
of CNT field-effect transistors (CNTFETs) in 1998 [1], [2],
significant progress has been achieved in understanding device
physics and in improving transistor performance. For example,
a CNTFET that outperforms a state-of-the-art Si MOSFET
in terms of delay at the same ON–OFF ratio has recently been
demonstrated [3]–[5]. Due to near ballistic transport and the
high band-structure-limited velocity in CNTs, CNTFETs also
promise good potential for radio-frequency (RF) applications.
Pioneering ac measurements of CNTFETs demonstrated that
the CNT channel can respond to external voltages for a fre-
quency up to 2.6 GHz [6]–[8]. Recently, a characterization of
CNTFETs for a frequency of 10 GHz was reported [9]. So
far, however, high-frequency measurements of CNTFETs have
used devices that are far from optimized for high-frequency
performance. To explore the potential of CNTFETs for RF
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applications, it is important to understand what limits high-fre-
quency performance, how to optimize transistor design, and
how CNTFETs compare to Si MOSFETs in terms of high-fre-
quency performance.
In this work, we use self-consistent, quasi-static quantum
simulations to examine the high-frequency performance poten-
tial for a state-of-the-art CNTFET [3]. We show that, although
the transistor reported in [3] has been optimized for dc per-
formance and delivers a near-ballistic dc current, its projected
high-frequency performance is well below the performance
limit due to large parasitic capacitances. Using an array of
parallel nanotubes as the transistor channel or nanowires as
source and drain contacts would significantly reduce the para-
sitic capacitance per tube and, thereby, improve high-frequency
performance. Due to larger band-structure-limited velocity
[10], we find that ballistic CNTFETs would outperform a
hypothetical ballistic Si MOSFETs in terms of intrinsic cutoff
frequency. The results presented here should prove useful for
understanding and optimizing high-frequency characteristics
of CNTFETs and assessing the potential of CNTFETs for
nanoelectronic RF applications.
II. APPROACH
We performed a detailed numerical simulation to analyze and
optimize the high-frequency performance of a recently reported
CNTFET [3]. As shown in Fig. 1(a), the transistor was optimized
for dc performance by integrating a 50-nm-long channel, a thin
high- gate insulator, and good metal-nanotube contacts. Inte-
gration of good fabrication techniques leads to good dc perfor-
mance. The measured channel conductance is one-half of the bal-
listic conductance limit (4 ), and the measured source–drain
current is A at a gate overdrive of V.
Because this transistor is one of the most mature CNTFETs re-
ported to date, we focus our attention on projecting the maximum
RF performance of this CNTFET. The qualitative results are gen-
eral and readily extendible to other CNTFETs.
A self-consistent quantum simulation was developed to sim-
ulate dc characteristics of CNTFETs [11]. The open-boundary
Schrödinger equation was solved in an atomistic pZ-orbital
basis using a nonequilibrium Green’s function (NEGF) for-
malism. The quantum transport solution was solved self-con-
sistently with the Poisson equation. A previously described
phenomenological model of the metal-nanotube contacts was
used for solving the quantum transport equation [11]. In brief,
each mode in the semiconducting CNT channel is coupled to
a metallic mode in the contact with two input parameters. The
first parameter is the Schottky barrier height, which describes
the band discontinuity. The second one is the coupling strength,
1536-125X/$20.00 © 2005 IEEE
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(a)
(b)
Fig. 1. (a) Recently reported high-performance CNTFET with the device
parameters described in the text and (b) its I  V characteristics at different
gate voltages as denoted in the figure The lines are simulation results, and the
circles are experiment measurements.
which controls the density of metal-induced gap states (MIGS).
Due to the lack of dangling bonds on the CNT surface, bonding
between the CNT and the oxide is much weaker than the cova-
lent bonds between the carbon atoms in the CNT. The effect of
the oxide on the carrier transport properties of the CNT channel
is omitted.
Ballistic transport in the CNT channel is assumed. (The ef-
fect of scattering will be briefly discussed in Section IV.) After
simulating the – characteristics of the intrinsic CNTFET,
the parasitic source (drain) resistance due to the thin Pd source
(drain) film was added to obtain the extrinsic – character-
istics [12]. Fig. 1(b), which plots the measured and simulated
characteristics at different gate voltages, shows that
the simulated – characteristics agree well with the measure-
ment. The parameters used in the simulation were obtained from
separate electrical characterization [3]. The CNT diameter is
nm with a band gap eV. The thick-
ness of the HfO top gate insulator is 8 nm. The Pd source
(drain) is 7 nm thick and 8 m wide. The gate electrode thick-
ness is about 50 nm. The length of the gate, which self-aligns
with the CNT channel, is 50 nm. A 4-nm-thick native oxide
layer around the Al gate is omitted for simplicity. (The major ef-
fect of the 4-nm-thick native oxide is to decrease the parasitic
capacitance between the gate and the source (drain) electrode
by a factor of 2, which does not change the qualitative con-
clusions of the paper.) The threshold voltage of the transistor
was treated as a fitting parameter, which accounts for the uncer-
tainty of the work function for the gate electrode and the CNT
channel and possible existence of oxide charge [4]. The results
show that our understanding of carrier transport, transistor elec-
trostatics, metal/tube contacts, and oxide/tube interface has ma-
tured to a point that the measured dc – characteristics are
well described by theory.
Fig. 2. Small-signal equivalent circuit model for a CNTFET. g is the
transconductance, C is the intrinsic gate capacitance, and g is the channel
conductance. The dashed rectangle shows the equivalent circuit of the intrinsic
CNTFET. The parasitic capacitance C (C ) between the gate and source
(drain) electrode is obtained by a separate electrostatic calculation. R (R )
is the parasitic source (drain) resistance.
The dc simulations were used to investigate how many sub-
bands deliver the current for the CNTFET in Fig. 1(a). The
simulation results showed that, within the measured bias range
( V V at V), over 90% of the total
source–drain current is delivered by the first subband. The reason
is that, for a CNTFET with an intrinsic channel, the current is
controlled by tunneling through the Schottky barriers (SBs) at the
metal/CNT interface. The CNT channel has a diameter of 1.7
nm, which results in a relatively large subband spacing ( 0.25
eV). As a result, the Schottky barrier for the second subband is
much higher than that for the first subband. Because the tunneling
current exponentially decreases with the barrier height, the con-
duction through the lowest subband dominates [4].
A quasi-static treatment was used to assess high-frequency
performance of CNTFETs. (The validity of the quasi-static
treatment will be briefly discussed in Section IV.) We numer-
ically extracted an equivalent small-signal model [13], [14]
as shown in Fig. 2. The parameters of the equivalent circuit
model for the intrinsic CNTFET, which is shown within the
dashed rectangle in Fig. 2, are obtained by running self-con-
sistent quantum simulations and numerically evaluating the
derivatives. The intrinsic gate capacitance and the transcon-
ductance are
(1)
where is the total charge in the CNT channel and is
the source–drain current. The source–drain conductance
is obtained by running dc simulations with slightly
different mV . The model describes the small-
signal – characteristics of the intrinsic transistor by keeping
the linear terms of the Taylor expansion for the source–drain
current
(2)
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which indicates that the transconductance is in parallel with
the channel conductance in the equivalent circuit. At low
(linear region), accounts for the channel resistance, which
includes the quantum resistance of a ballistic channel. At high
, characteristics are close to saturation, and is
small.
Additional elements are added to the equivalent circuit to
take parasitic capacitances and resistances into account. The
parasitic capacitance between the gate and source (drain) elec-
trode is computed by a separate electrostatic calcu-
lation [15], because the size of the contacts can be much larger
than the size of the CNT channel. Because the parasitic capac-
itances between the metal gate electrode and the metal source
and drain electrode are nearly bias-independent, they can be
treated as constant electrostatic capacitances. The parasitic re-
sistance K was obtained from the experiment
[3]. The relatively large parasitic resistance is due to ultrathin
metal films ( 7 nm thick) used in the experiment. The model
in Fig. 2 is similar to what was proposed by Burke [14], but
is the parasitic resistance of the metal contacts, rather
than quantum resistance of a ballistic tube and is not equal to
K .
The bottom oxide of this CNTFET (see Fig. 1) is relatively
thin ( 10 nm), which degrades the projected high-frequency
performance because it results in additional parasitic capaci-
tance between the bottom electrode and other electrodes, but a
thicker bottom oxide, which would essentially eliminate the par-
asitic capacitance of the bottom electrode, can be readily fabri-
cated in practice [16]. Therefore, we omit the parasitic capaci-
tance between the bottom electrode and other electrodes. We use
the cutoff frequency (the frequency at which the current gain is
1) to describe high-frequency performance of a transistor. For
a CNTFET with an equivalent circuit in Fig. 2, the cutoff fre-
quency is [17]
(3)
The cutoff frequency of the intrinsic transistor without para-
sitic capacitance is
(4)
A more accurate equivalent circuit model requires parti-
tioning the intrinsic gate capacitance to a capacitance
between the gate and the source and a capacitance between
the gate and the drain, but the partitioning has no effect on the
transistor cutoff frequency [17].
III. RESULTS
We first examine RF performance potential of the CNTFET
reported in [3] (see Fig. 1) by extracting values for the equivalent
circuit parameters in Fig. 2 at on-state V .
An intrinsic gate capacitance of aF and a transcon-
ductance of S are extracted. The extracted output
conductance at the on-state is S K .
The parasitic capacitance per unit width between the gate
and the source (drain) electrode is computed by solving a
(a)
(b)
Fig. 3. (a) Carbon nanotube array as the transistor channel between the source
and drain. (b) Simulated cutoff frequency (normalized by the intrinsic cutoff
frequency) versus the tube spacing (normalized by the tube diameter) for the
tube lengths L = 500 nm and L = 50 nm.
two–dimensional (2-D) Laplace equation for the experimental
geometry as shown in Fig. 1(a) [12]. The thickness of the Pd
source (drain) film is 7 nm, the HfO gate insulator thickness is
8 nm, the Al top gate, which self aligns with the source and drain
electrodes, is 50 nm thick. The parasitic capacitance per unit
width is fF m and for the source (drain) contact
with the width m, the parasistic capacitance is
fF. After extracting parameters for an
equivalent circuit, the cutoff frequencies of the CNTFET can be
computed. At the on-state V , the projected
cutoff frequency of the extrinsic experimental CNTFET is
GHz, and the projected cutoff
frequency of the intrinsic CNTFET is
THz. Because the electrode width m is much larger
than the tube diameter nm , and the parasitic ca-
pacitance is three orders of magnitude larger than the intrinsic
gate capacitance, the projected of the experimental FET is
well below its performance limit. In order to improve high-fre-
quency performance of the CNTFET, it is important to reduce
parasitic capacitance per tube.
One approach to reduce parasitic capacitance per tube is to
use a parallel array of nanotubes as the transistor channel, as
shown in Fig. 3(a). If the source (drain) contact width is fixed
at , increasing , the number of tubes in the array, increases
the total channel transconductance to and intrinsic gate
capacitance to , where is the transconductance per tube,
and is the intrinsic gate capacitance per tube. The cutoff
frequency of a CNT array FET is
(5)
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where is the spacing between neighboring tubes in
a uniform array of tubes. Equation (5) can also be interpreted
as that, for a tube array FET, each tube in the channel drives an
equivalent parasitic capacitance of .
Fig. 3(b) plots the cutoff frequency of a tube array FET
(normalized by its intrinsic cutoff frequency) versus the tube
spacing (normalized by the tube diameter). When the tube
spacing is large, parasitic capacitance is much larger than
the intrinsic gate capacitance, and .
Reducing the tube spacing reduces parasitic capacitance per
tube and leads to an increase of . In contrast, when the
tube spacing is small, the intrinsic gate capacitance per tube,
, is larger than the parasitic capacitance per tube, ,
and dominates. When the tube spacing is small, the projected,
extrinsic cutoff frequency approaches the intrinsic cutoff
frequency . Fig. 3(b) also shows that, for a
longer channel, the intrinsic capacitance begins to dominate at
larger tube spacing because is larger. (Electrostatic coupling
between neighboring tubes, which reduces the intrinsic gate
capacitance per tube when the tube array is very dense [18], is
omitted because the examined tube spacing .) In
practice, lack of control on the tube position and orientation
may result in cross contacts between neighboring tubes. This
could result in charge transfer and potential barriers at the
connection points, which would lower carrier velocity and
high-frequency performance.
It is important to notice that the parasitic capacitances are
dominant here because micrometer-scale contacts are used.
Significant performance improvements could be achieved if
a nanometer-scale source (drain) contact can be used [14].
Next, we examine how much performance improvement can
be achieved if a quasi-one-dimensional metallic wire can be
integrated as the source (drain) contact. The examined tran-
sistor geometry is the same as the CNTFET in Fig. 1(a), except
that metallic nanowire source and drain contacts with the same
radius as the CNT channel are used.
To assess high-frequency performance, the values of the par-
asitic capacitance between the gate electrode and the nanowire
source (drain) contact, aF is computed by a
separate electrostatic simulation using the method of moments
[19]. Compared to the micrometer-scale source and drain con-
tacts used in the experiment [3], the parasitic capacitance can be
reduced by three orders of magnitude if quasi-one-dimensional
contacts can be achieved. (Another effect of using quasi-one-di-
mensional metal contacts is that the Schottky barrier thickness
is reduced due to a shorter electrostatic screening length [20],
which leads to simultaneous increase of and . The effect is
relatively small when the top gate insulator is already thin and is
therefore omitted for simplicity.) The extrinsic cutoff frequency
is GHz. Compared
to the projected cutoff frequency of the CNTFET with microm-
eter-scale contacts ( 1.7 GHz), the improvement is significant
if a nanoscale metal source (drain) contact can be successfully
integrated with the CNT channel. (Recently reported CNTFETs
with heavily doped CNT segments as source and drain exten-
sions operate as MOSFETs with quasi-one-dimensional source
and drain contacts [21], [22]; their high-frequency performance
will be assessed in a separate paper.)
Fig. 4. (a) Simulated intrinsic cutoff frequency and (b) simulated intrinsic gate
capacitance versus the gate voltage for the ballistic CNT SBFET.
Fig. 5. Sketch of valence band profile at (a) a low gate overdrive and (b) a high
gate overdrive for a ballistic CNT SBFET. The+k states are occupied according
to E and the  k states are occupied according to E .
When the intrinsic gate capacitance dominates, the projected
cutoff frequency approaches the intrinsic cutoff frequency
determined by and . Next, we explore how intrinsic cutoff
frequencies of ballistic CNTFETs vary with the gate voltage.
Fig. 4(a) shows that the intrinsic cutoff frequency of the CNT
Schottky barrier (SB) FET drops significantly when is
large. Fig. 4(b), which plots the intrinsic gate capacitance versus
the gate voltage at V indicates that the drop of
the cutoff frequency is due to the increase of the intrinsic gate
capacitance at large . In order to understand why the
gate capacitance increases at large gate overdrives, we sketched
the band diagrams at a low gate overdrive and a high gate over-
drive for a ballistic CNT SBFET, as shown Fig. 5(a) and (b), re-
spectively. At low gate overdrives, only states in the channel
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Fig. 6. (a) Modeled double-gate ultrathin-body Si MOSFET. (b) Intrinsic
cutoff frequencies for the CNT SBFET and Si MOSFET versus the
channel length. The CNTFET outperforms the Si MOSFET due to larger
band-structure-limited velocity.
are occupied and contribute to the intrinsic gate capacitance. In
contrast, at high gate overdrives, the first subband edge in the
channel is below the drain Fermi level. Both and states
are occupied and contribute to the channel capacitance. As a re-
sult, the channel capacitance significantly increases when the
Van Hove singularity [23] of states begins to be charged,
and the cutoff frequency reduces.
Finally, we compare the high-frequency performance limit
of a CNTFET to that of a hypothetical ballistic Si MOSFET.
Fig. 6(a) shows the modeled double-gate, ultrathin-body Si
MOSFET [24]. The transistor is biased at V
with an on-current of A m and simulated using a
self-consistent quantum simulation as described in [24]. (The
intrinsic cutoff frequency of the examined n-type Si MOSFET
remains approximately constant for V.) Similar
performance is expected from n-type and p-type CNTFETs
with similar metal–CNT contacts due to symmetric conduction
and valence band structures. The intrinsic cutoff frequency of
the examined p-type CNT SBFET drops for V,
as shown in Fig. 4(a). The high-frequency performance is there-
fore assessed at V and V. Because the
intrinsic cutoff frequency of a ballistic transistor is essentially
determined by the band-structure-limited velocity, comparing
the intrinsic cutoff frequency of transistors based on different
channel materials is essentially comparing the band-struc-
ture-limited velocities. Fig. 6(b), which plots the projected
intrinsic cutoff frequencies for the ballistic CNT SBFET and
the ballistic Si MOSFET versus the transistor channel length,
shows that the cutoff frequency of the CNTFET is 50% higher
than that of the Si MOSFET at the same channel length, due to
larger band-structure-limited velocity in CNTs. Although we
used a ballistic double-gate Si MOSFET in the comparison,
similar results apply to ballistic single-gate Si MOSFETs.
IV. DISCUSSION
A quasi-static approximation was used to assess high-fre-
quency performance of the transistors. We first discuss the va-
lidity of quasi-static approximation. A rigorous treatment be-
yond quasi-static approximation requires inclusion of capaci-
tive, resistive, and inductive elements for an equivalent circuit
model. The quasi-static approximation includes the equivalent
capacitive and resistive elements, but omits the equivalent in-
ductive elements. In order to assess how good the quasi-static
approximation is, the inductance of the CNT channel needs to
be estimated. The quasi-static treatment works well when the
signal varies slowly compared to the time constant determined
by the intrinsic gate capacitance and the channel inductance. For
a ballistic CNTFET as shown in Fig. 1(a), the kinetic induc-
tance is several orders of magnitude larger than the magnetic
inductance [25]. The total channel inductance is approximately
the kinetic inductance, , where
is Planck’s constant, is the carrier velocity at the source
Fermi level as a function of the channel position, and the factor
of 1/4 is due to the valley degeneracy of 2 and spin degeneracy
of 2 in a CNT. By making the approximation, , the
kinetic inductance is estimated as
nH (6)
In order to assess how good the quasi-static approx-
imation is, we computed a channel LC frequency as
THz for the ballistic CNT
SBFET. The LC frequency is much larger than the extrinsic
cutoff frequency of the CNT SBFET, which indicates that
quasi-static approximation works well for the extrinsic cutoff
frequency. It is larger than but at the same order of magnitude
as the intrinsic cutoff frequency of the CNT SBFET, which
indicates that kinetic inductance may begin to play a role when
the intrinsic cutoff frequency is assessed.
We have assumed ballistic transport in CNTs. A previous
study showed that the experimental CNTFET delivers a near-
ballistic dc current for the following reason [26]. The domi-
nant scattering mechanism in an intrinsic CNT is phonon scat-
tering. Acoustic phonon scattering has a mean free path much
longer than the channel length. Therefore, it is not important
for a 50-nm CNTFET. Although optical phonon scattering has
a short mean free path ( 10 nm) and scatters holes even in a
short-channel CNTFET, after emitting an optical phonon with
an energy of eV, carriers lose a large energy
and cannot overcome the potential energy barrier in the channel
to return back to source. The CNTFET, therefore, delivers a
near ballistic dc current [26]. Because phonon scattering only
has a small effect on dc – characteristics, the transconduc-
tance remains approximately the same after phonon scattering
is included. In contrast, phonon scattering changes charge den-
sity in the channel and the intrinsic gate capacitance. As a re-
sult, when the parasitic capacitance dominates (for assessing
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extrinsic cutoff frequency), phonon scattering in the channel
only has a small effect. When the intrinsic cutoff frequency
is assessed, phonon scattering, however, decreases the intrinsic
cutoff frequency. The reason is that optical phonon scattering
results in random walk of carriers in the channel and degrades
the carrier velocity.
V. CONCLUSION
We performed a detailed study to assess the high-frequency
performance potential of CNT SBFETs using quasi-static,
self-consistent quantum simulations. For state-of-the-art
CNTFET structures optimized for dc performance, the high-fre-
quency performance is far from optimized. Using a parallel tube
array as the transistor channel reduces the parasitic capacitance
per tube. Increasing tube density results in large improvement of
the extrinsic cutoff frequency when the tube array is sparse, and
the parasitic capacitance dominates, but smaller improvement
when the tube array is dense, and the extrinsic cutoff frequency
approaches the intrinsic cutoff frequency. Alternatively, using
nanometer-scale contacts rather than micrometer-scale con-
tacts significantly reduces parasitic capacitance and improves
high-frequency performance. A ballistic CNTFET would
outperform a ballistic Si MOSFETs in terms of the intrinsic
cutoff frequency due to larger band-structure-limited velocity.
The study should be useful for understanding and optimizing
high-frequency performance of CNTFETs and assessing the
potential of CNTFETs for RF applications.
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